COVID-19 Update: We operate as usual.
Reference Designs for Zynq®
Open source reference designs for Xilinx Zynq® development boards
ADC / DAC with DMA
Set 1 DAC channel, get 1 ADC channel using DMA (8 MS at 250 MSps)
version: 0.1.2
ADC / DAC with BRAMs
Set 2 DAC channels, get 2 ADC channels using BRAMs (64 kS at 250 MSps)
version: 0.1.2
Red Pitaya
Zedboard
